Abstract-A new technique is presented for dividing currents accurately and linearly by using MOS transistors only. This technique is valid in all operating regions of an MOS transistor. With this technique, a volume control circuit is realized with an attenuation of 0 to -84 dB in steps of 2 dB. The measured THD is better than -85 dB and the dynamic range is better than 100 dB. The chip is realized in a standard digital CMOS process and chip area is 0.22 mm2.
I. INTRODUCTION TECHNIQUE for dividing currents (or voltages)
A very accurately and linearly is useful for various kinds of analog signal processing, such as controllable attenuation and A-to-D or D-to-A conversion. A common technique is to use resistors or capacitors for the linear and accurate division of current (or voltage) while using MOS transistors as switches or amplifying elements [ 11, [2] . In this paper, a new technique is presented that uses the same MOS transistors for both the division and the switching functions, thus eliminating the need for resistors or capacitors. Although an MOS transistor exhibits a nonlinear relation between current and voltage (even in the linear region), it is shown here that the current division function is inherently linear. To show the feasibility of this technique, a volume control circuit has been realized and measurement results are presented. Section I1 presents the basic MOS current division principle. To prove the validity of the principle, first a general expression for the MOS current is deduced in Section 111, and then Section IV introduces a graphical representation for this model. Next, in Section V, the principle is proven using the graphical means given in Section IV. In Section VI the second-order effects are discussed, and in Section VI1 measured results of the bare principe are given, strongly supporting the theory. Then in Section VIII, we will present the volume control circuit based on the current division principle and in Section IX the measurements will be presented. Section X gives the conclusions.
THE MOS CURRENT DIVISION PRINCIPLE
The basic principle of this current division technique is shown in Fig. 1 . Both transistors have the same gate voltage (with respect to the substrate). Voltages V, and V, are dc voltages but may have any value as long as the transistors are in the on-state. A current Zi, flowing into or out of the circuit will be divided into two parts. One part flowing into the node connected to V, and the other flowing into the node connected to Vb. The current division principle states that the fraction of this input current flowing to one side is: constant and independent of Zi, (implying low distortion), independent of the values of V, and Vb, independent of whether one or both devices are satand also independent of whether one or both devices This makes the current division technique independent of process variations and thus very well suited for large-scale integration. Note that, dependent on the values of V, and V,, there may be a dc current flowing through the transistors before an input current is applied to the circuit. In the above we have assumed that V, and V, are ideal voltage sources, i.e., having zero output impedance. urated or nonsaturated, operate in strong or in weak inversion.
A GENERAL EXPRESSION FOR THE MOS CURRENT
To prove the current division principle, we need an expression for the drain current as a function of the terminal voltages that is valid in all operating regions. Therefore, we will deduce here a general expression for the MOS current valid in weak as well as strong inversion. For purposes of clarity, we will confine the explanation to n-channel MOS transistors, but the model applies equally well for p-channel MOST'S. We start by defining the channel voltage V,(x) at a certain position x in the channel [3] . The current at an arbitrary location x in the channel can be caused by both drift and diffusion. The current due to diffusion is proportional to the electron mobility p , the channel width W, the thermal voltage k T / q , and the derivative of the charge density Q, with respect to the position x [4]:
(3)
Substitution of (2) and (3) This expression clearly shows the symmetry of the MOS device (interchanging source and drain results in a drain current of equal magnitude but of opposite sign) and the scalability with the device dimensions Wand L. The function f ( V G , V,) can be a very complicated function, including effects like mobility reduction and body effect. However, as will be shown in Section V, for our purpose here only the form of (6) is important and not the specific value of ID for some V,, V,, and V,.
IV. A GRAPHICAL REPRESENTATION OF THE MOST
CURRENT A graphical representation of (6) and (7) for the devices in we can use the same curve for the functionf(Vg, V,) according to (7), as a function of the channel voltage V,. In the strong inversion region, a first-order approximation (i.e., neglecting the second term in (7), assuming constant mobility and assuming a linear dependence of Q, of V,) would lead to a straight line, and integration results in an ideal quadratic voltage-current relation. The bending of thef(VG, Vc) curve towards the lower values of V, is caused by mobility reduction mainly. Apart from a factor WIL, the shaded areas represent the currents through the MOS devices.
The deviation from the straight line in the vicinity of V , = V,,,,, is caused by weak inversion. In this region, the first term in (7) becomes negligible and, in the second term, Q, is an exponential function of V,, leading to an exponential voltage-current relation.
Note that the graphical way of representing a current through an MOS device is different from the one presented in [3] . The advantage of the graphical representation presented here is that no approximations have to be made for the body effect and for mobility reduction (as in our case, here we do not need to have absolute values for When a MOS transistor saturates, the carrier velocity saturates near the drain and (2) is no longer valid. Therefore, the dependence of the drain current in saturation on the drain voltage cannot be modeled in this way. So no channel shortening, static feedback, drain-induced barrier lowering, weak avalanche, or other drain-dependent effects on the saturated drain current are included. We will deal with these second-order effects in Section VI.
ID).
V. PROOF OF THE CURRENT DIVISION PRINCIPLE We will now prove the validity of the current division principle without any further mathematical effort by using the graphical representation of the MOS currents as shown in input current is applied. Note that the shaded areas in Fig.  2 represent the dc currents (Zin = 0). If an input current is applied (Fig. l ) , the voltage V, at the input node will be a (nonlinear) function of the input current Zin: V,,, = Vm(Zin). Let V,,,, be the initial input voltage and let V,, be the input voltage when an input current has been applied. From Fig. 3 we can see that, apart from a factor ( W l / L l ) , the increase of the current through the lower transistor, AZdl, is represented in the figure by the double shaded area. In the same way we can see that, apart from a factor W 2 / L 2 , the decrease in the current through the upper transistor, -AId2, is represented by the same shaded area. This means that although Vm(Zin) is a nonlinear function of Zin, the ratio is independent of Zin and dependent on the geometry of the devices only. As zin = -Md2 (9) the same holds for AIdl /Iin and AZd2 /Iin. This implies that the current division is inherently linear and thus insensitive to effects like mobility reduction and body effect and valid in all operating regions of an MOS transistor like strong inversion, weak inversion, linear region, and saturation. In fact, the current division technique is based on the symmetry of an MOS device expressed by (6) only.
VI. SECOND-ORDER EFFECTS
The above presented principle is based on the validity of (6) and on ideal matching of both devices. Therefore, remaining secondary effects that can have some influence on the current division are mismatch, channel-length shortening, drain-induced barrier lowering, and weak avalanche.
Mismatch in geometry or oxide thickness influences the accuracy of the division only, and not the distortion. It merely influences the scaling factor for each shaded area in Fig. 2 , but the same curve can be used in the graphical representation. Mismatch in threshold voltage, however, will give a shift along the V, axis in the curve of the function f( V,, V,) of one transistor with respect to the other and will give rise to distortion.
Channel-length shortening, drain-induced barrier lowering, and weak avalanche are of interest if the devices are biased in the saturation region and in that case can give rise to distortion. These effects are channel-length dependent, however, and can be diminished by choosing larger channel length. As it is difficult to deal with these phenomena analytically, we refer to the measurements presented in the next section.
According to the above, we expect the best results when the devices are biased in the linear region, with a large effective gate-source voltage and a large gate area. Moreover, if in the absence of an input signal V,, = 0, resulting in zero dc current, then there will also be no 1 /f noise, which, especially for audio-band MOS circuits, is a big advantage. This has been implemented in the volume control circuit presented in Section VIII.
VII. DC MEASUREMENTS VERIFYING THE PRINCIPLE
To verify the analysis presented in the previous sections, measurements have been performed on the circuit of Fig. 4 . This circuit was chosen as it forms a part of the volume control circuit to be presented in Section VIII. It can be seen as two sections of a MOS implementation of an R-2R ladder terminated with an extra transistor (2e). Transistors l a and l b can be regarded as one combined transistor with an effective WIL ratio equal to 1 / 2 of the WIL ratio of the unit transistor. Similarly, transistors 2a-2e also form a composite transistor with the same effective WIL ratio. In this way, the circuit of Fig. 4 reduces to the circuit of Fig. 1 . According to the theory presented above, we expect Zin to be split in two equal parts, one flowing to the V, terminal and the other to the Vb terminal. This splitting action is supposed to be independent of the values of V, and V,. Note, however, that if V, and Vb are not equal, a dc current is present in the circuit before an input current is applied.
At a common gate-substrate voltage of 3.0 V, an input current was applied to the circuit, running from -100 to +lo0 PA, at different values of V,. In all cases Vu = 0. Fig. 5 shows the results of the measurements; the device dimensions are given in the figure. As can be seen from this figure, I, (and therefore also I,) is a linear function of Zin and the only influence of Vb is that it adds a constant offset current. The devices connected to V, go into saturation for V, > 1.5 V .
To get a more accurate view of the linearity of the current domain transfer functions, the derivatives of the lines of Fig. 5 were determined as a function of Zin for V b ranging from 0 to 5 V. The resulting derivatives were nearly constant. This shows that the current division is independent of the input current Zin, implying high linearity.
To show that the current division is also almost inde- These results show that if the MOST's go into saturation, the fraction going to the terminal connected to V, becomes slightly smaller. This is probably due to the channellength shortening effect in the devices connected to V,. But, even for devices with a channel length of 1 pm (Lef = 0.7 pm), this is a very small effect.
From the results presented in this section, it was decided to operate the MOST's in the volume-control circuit VIII. THE VOLUME CONTROL CIRCUIT A block diagram of the volume-control circuit is shown in Fig. 7 . There is a coarse part with steps of 12 dB per section and a fine part with steps of 2 dB per section. Each section has a digital control input that determines whether the input signal is to be attenuated and passed to the next section, or fed to the output. For instance, for 24-dB attenuation, the first two coarse sections will be in the attenuation mode and the third section will feed the signal, without further attenuation, to the fine part. In the fine part, an additional attenuation can be added in the same way in steps of 2 dB, and the signal will then eventually be fed to the output.
The attenuation sections are based on a resistive ladder configuration, comparable to R-2R ladder attenuators. The coarse ladder is an R-2R ladder with two -6-dB ladder elements per section (resulting in an actual attenuation of 1 / 4 = 12.04 dB) and a characteristic impedance of 2R. The circuit diagram is shown in Fig. 8 . Also shown in this figure is the digital control input. If the digital control input is high, the gates of the transistors in the attenuation section are low and hence the transistors are nonconducting. In this situation, the gate of the transistor connected to the output is high and all input current is led to the output. If, however, the digital input is low, then this transfer transistor is turned off and the attenuation section is switched on. The input current is now attenuated 12 dB and fed to the next section. A chain of these sections enables us to attenuate the input signal in steps of 12 dB.
The fine section is shown in Fig. 9 . It has the same digital control, but instead of an R-2R ladder, the fine part is an R/5-4R ladder (resulting in an actual attenuation of 4 / 5 = 1.94 dB), with a characteristic impedance of R. The latter is necessary for proper termination of the coarse ladder, as the fine part is always reached via one of the transfer transistors of the coarse part, which already forms a series resistance of one R. The fine ladder is terminated by a 1R impedance. The entire circuit is built up with 40-pm / 1 0-pm unit transistors. For interfacing purposes, the circuit was completed with a V-I convertor at the input, and an I-V convertor at the output, as shown in Fig. 10 . The op amps were not included on chip. In the feedback loop of the V-I convertor, the current division technique is again used as shown. In this way, the linearity of the V-I and I-V conversion is determined by the resistors and the gain of the op amp and can be quite good. Table I shows the most important measurement results. The dynamic range of 103 dB is in the audio band (0-20 kHz) and with respect to a maximum input signal of 1 Step The noise originating from the MOS current division ladder is about equal to the noise coming from the op amps (NE5534). The good noise performance is also due to the absence of 1 /f noise as a result of the absence of a dc biasing current.
IX. RESULTS OF MEASUREMENTS ON THE VOLUME CONTROL CIRCUIT
The total harmonic distortion (THD) is better than -80 dB at 1 V,, in the entire audio band, and below 3 kHz it is even better than -85 dB. This result underscores the inherent linearity of the technique.
As the unity-gain frequency of the op amps was 4 . 5 MHz, the bandwidth of the total circuit was limited to 1.5 M H z .
The attenuation accuracy is better than 0.15 dB for attenuations up to -48 dB and better than 0 . 4 dB over the entire attenuation range. Fig. 1 1 shows the difference between the measured attenuation and the theoretically expected value as a function of the attenuation. This difference is not entirely random but, to a large extent, due to layout imperfections. Fig. 12 shows the die photograph.
X . CONCLUSIONS
We have presented a new MOST-only current division technique with inherent linearity. This technique is simple, compact, independent of process variations, and hence suitable for large-scale integration. The theory was verified and strongly supported by extensive measurements. The viability of this technique was also demonstrated by means of a volume control circuit. The mea- sured THD of this circuit was better than -85 dB and the dynamic range was 103 dB in the audio band. However, the applications of this technique are much broader, including D/A convertors, video frequency circuits, and neural networks.
